嵌入式OS--3G手機(jī)操作系統(tǒng)

手機(jī)/網(wǎng)絡(luò)/動(dòng)漫游戲開發(fā)

嵌入式OS--WinCE

單片機(jī)培訓(xùn)

嵌入式硬件設(shè)計(jì)

嵌入式OS--VxWorks

PowerPC嵌入式系統(tǒng)/編譯器優(yōu)化

3G手機(jī)軟件測試、硬件測試

云計(jì)算、物聯(lián)網(wǎng)

開源操作系統(tǒng)Tigy OS開發(fā)

其他類

　

　

公益培訓(xùn)通知與資料下載

曙海集團(tuán)招聘啟示

曙海動(dòng)態(tài)

郵件列表

　　Encounter Digital Implementation (Hierarchical)培訓(xùn)

Course Description

In this course, you explore the features of the Encounter? Digital Implementation system for creating and implementing a hierarchical design. You learn several techniques to floorplan your design, create partitions (hierarchical blocks), run place and route, and optimize the design (at the block level and top level) to close timing. You learn techniques to reduce the memory-size and run time by using interface logic models (ILMs), reduce design cycles by using the Post-Assembly Closure (PAC) flow and learn how to save development time by generating and using Foundation Flow scripts.

This course was formerly called Floorplanning, Physical Synthesis, Place and Route (Hierarchical).

Learning Objectives

After completing this course, you will be able to:

• Floorplan and create partitions for your design using the Encounter Digital Implementation system
• Implement the blocks and the top-level design using various methods after analyzing the benefits and drawbacks of each method.
• Generate and run customized scripts (foundation flow scripts) that contain the recommended commands and options to implement your design.

Course Agenda

Note that this course can be tailored to better meet your needs –?contact the Cadence training staff?for specifics.

 

• Overview
• Partitioning the design
• Creating and using bus guides
• Running automatic floorplan synthesis to generate an initial floorplan
• Timing closure with iLMs
• Post-Assembly Closure (PAC) flow
• Automating the implementation with foundation flow scripts